

The Future of Analog IC Technology

DESCRIPTION

HFC0300 is a variable off-time controller that uses a f ixed-peak–current technique to decrease its frequency as the load lightens. As a result, it offers excellent efficiency at light-load while optimizing the efficiency under other load conditions.

When the f requency decreases to threshold, the peak current decreases with the decreasing load to prevent mechanical reson ance in the transformer. The controller enters burst mode when the output power falls below a given level.

The HFC0300 features various protections such as thermal shutdown, V_{CC} under-voltage lockout, overload protection, short-circuit protection, and over-voltage protection.

The HFC0300 is available in SOIC-7 package.

FEATURES

- Variable Off-Time, Current Mode Control
- Universal Main Supply Operation (85VAC to 265VAC)
- Frequency Foldback as Load Lightens
- Peak-Current Compression to Reduce
 Transformer Noise
- Active-Burst Mode for Low Standby Power Consumption
- Internal High-Voltage Current Source
- Internal 200ns Leading Edge Blanking
- Thermal Shutdown (Auto Restart with Hysteresis)
- VCC Under-Voltage Lockout with Hysteresis
- Over-Voltage Protection on VCC Pin
- Timer-Based Overload Protection
- Short-Circuit Protection
- Natural Spectrum Shaping for Improved EMI Performance


APPLICATIONS

- Battery Charger for Portable Electronics
- Standby Power Supply
- Switched-Mode Power Supplies

For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



TYPICAL APPLICAION






ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T _A)
HFC0300HS	SOIC-7	HFC0300	-40°C to +125°C

For Tape & Reel, add suffix –Z (e.g. HFC0300HS–Z);

For RoHS compliant packaging, add suffix -LF (e.g. HFC0300HS-LF-Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

HV Breakdown Voltage0.7V to +700V	
VCC, DRV to GND0.3V to +30V	
DRV to GND0.3V to +18V	
FSET, COMP, CS to GND0.3V to +7V	
Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(2)}$	
SOIC-71.3W	
Junction Temperature	
Thermal Shut Down	
Thermal Shut Down Hysteresis25°C	
Lead Temperature	
Storage Temperature60°C to +150°C	
ESD Capability Human Body Model (All Pins	
except Drain) 2.0kV	
ESD Capability Machine Model 200V	

Recommended Operation Conditions⁽³⁾

Maximum Junction Temp.	(T _J)+125°C
Operating Vcc range	8.2V to 20V

Thermal Resistance ⁽⁴⁾ θ_{JA} θ_{JC}

```
SOIC-7 ......96 ...... 45 ... °C/W
```

Notes:

- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is ca lculated by P_D (MAX) = (T J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power r dissipation will cause excessive die temperature, and the regulator will g o into thermal shutdown. Internal thermal shutdown circuitr y pr otects the device from permanent damage.
- The device is not guarant eed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

¹⁾ Exceeding these ratings may damage the device.



ELECTRICAL CHARACTERISTICS

 V_{cc} =12V, T_A =25°C, unless otherwise noted.

Parameter Sy	mbol	Conditions	Min	Тур	Max	Unit
Start-up Current Source (Pin HV)						
Supply Current from Pin HV	I _{HV}	V _{HV} =400V, Vcc=6V	2			mA
Break-Down Voltage	V _{BR}		700			V
Off-State HV Leakage Current	I _{Leak}	V _{HV} =400V, Vcc=10V	10		17	μA
Supply Voltage Management (Pin VCC)						
VCC Increasing Level where the Current Source Turns Off	VCC _{OFF}		10.7	11.7	12.7	V
VCC Decreasing Level where the Current Source Turns On	VCC _{ON}		7.6	8.2	8.8	V
Vcc Re-Charge Level where Protections Occurs	V _{CCR}		5.0	5.5	6.0	V
VCC Decreasing Level where Latch-Off Phase Ends	VCC _{latch}			3.0		V
Internal IC Consumption ,1nF Load on DRV Pin	Icc	fs=65kHz, Vcc=12V	1.3			mA
Internal IC Consumption, Latch off Phase	Icc _{latch} Vo	c=6V	500			μA
Rising Voltage Threshold on VCC where Controller Latches Off (OVP)	V _{OVP}		22.5	24	25.5	V
Integration Time Constraint on the OVP Comparator	t _{INT}			20		μs
Timing Capacitor(Pin FSET)						
Minimum Voltage on FSET Capacitor	V _{FSETmin}		0.82	0.88	0.94	V
Maximum Voltage on FSET Capacitor	V _{FSETmax}			3.2		V
Source Current	I _{FSET}		23	28	33	μA
FSET Capacitor Discharge Time (Active at Drive Turn-On)	t _{DISCH}			0.6		μs
Feedback Management (Pin COMP)						
Over Load Protection Set Point	V _{OLP}		0.80	0.85	0.90	V
Over Load Protection Delay Time	t _{OLP}	C _{FSET} =330pF		74		ms
COMP Decreasing Level where the Controller Enters the Burst Mode	V _{BURH}		3.0	3.2	3.4	V
COMP Increasing Level where the Controller Leaves the Burst Mode	V _{BURL}		2.9	3.1	3.3	V
Current Sampling Management (Pin CS)						
Short-Circuit Comparator Leading-Edge Blanking	t _{LEB1}			150		ns
Current-Sense Comparator Leading-Edge Blanking	t _{LEB2}			200		ns
Maximum Current-Sense Comparator Limit	V _{Limit}	V _{COMP} =1V	0.45	0.5	-0.55	V
Short-Circuit Protection Point	V _{SCP}	V _{SCP}		1.0		V



ELECTRICAL CHARACTERISTICS (continued)


V_{cc}=12V, T_A=25°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Driving Signal (Pin DRV)						
Sourcing Resistor	R _H			10		Ω
Sinking Resistor	R_{L}			3		Ω
V _{DRIVE} Clamp	V _{DRIVE} Vc	c=18V		13.7		V


PIN FUNCTIONS

SOIC-7 Pin #	Name D	es cription		
1	DRV	Drive. Output of the drive signal.		
2	CS	Current Sense Input.		
3	GND	Ground.		
4 COMP		Switching Freque ncy Set. A feedback volt age of 0.85V will trigge r overl oad protection, and a feedback voltage of 3.1V will trigger a burst mode operation.		
5	FSET	Frequency Set. Maximum switching frequency set by a capacitor.		
6 VCC		IC Supply. Connected to an external bulk capacitor. If an auxiliary windin g brings this pin above 24V, the controller latches off.		
8	HV	High-Voltage Source. Input for the start-up high voltage current source.		











BLOCK DIAGRAM




Figure 1: Functional Block Diagram




OPERATION


The HFC0300 incorp orates all t he necessary features to build a reliable Switched-Mode Power Supply (SMPS). Its high level of integration requires fe w external components. Based on a fixed peak current technique, t he controlle r decreases its frequency with the decreasing load to minimize switching loss. Whe n the output power falls below a g iven level, the controller enters burst mode. It also has better E MI performance because the swit ching frequen cy varies with the natural bulk ripple voltage.

Frequency Foldback

A capacitor connected to the FSET pin sets the frequency at the end of charging. This capacitor charges from a constant current source and its voltage is compared with an internal threshold fixed by COMP voltage (see Figure 2). When this capacitor voltage reaches threshold, the capacitor discharges rapidly down to 0V, and a new period starts after a 0.6µs delay (see Figure 3).









Start-up and Under Voltage Lock-out

Initially, the internal h igh voltage current source drawn from the high-voltage (HV) pin powers the IC. The IC starts switch ing and the internal highvoltage current source turns off as soon as the voltage on VCC reaches 11.7 V. Then the auxiliary winding of the transformer supplies t he IC before the VCC voltage falls back below 8.2V. Otherwise, the switching pulse stops and the high-voltage current source turns on again.

Figure 4 shows the typical waveform with VCC under-voltage lockout (UVLO).




Figure 4: VCC Under-Voltage Lockout

The lower threshold of VCC UVLO goes from 8.2V to 5.5V when fa ult conditions happen, su ch as over-load protection (OLP), over-voltage protection (OVP), and over-temperature protection (OTP).

Over-Voltage Protection

By monitori ng the VCC pin with a 20µs timeconstant filt er, the HF C0300 goes into latch ed fault cond ition when ever an over-volt age condition o ccurs—if VCC goes above 24V, typically. The controller stays fully latched in this position until the VCC is cycled down to 3.0V, e.g. when the user unplugs the power supply from the main input and re-plugs it.

Over-Load Protection

In a flyback converter, the maxi mum output power is limited by t he maxi mum switching frequency and primary peak current. As the primary peak current is constant, t he maxi mum power is limited by maximu m frequency. When the switchin g frequency reaches th e maxi mum, the output voltage decreases if t he load continues to increase. COMP then drops belo w the over-load protection (OLP) point becau se feedback is equivalent to an open circuit.

By continuously monitoring the COMP, when t he COMP voltage drops below 0.85V—which is considered an error—the timer start s counting. If the error flag is removed, the timer resets. If the e timer reaches completion at the delay time determined by the FSET capacitor (for example, 74ms at C _{FSET}=330pF), OLP takes place. This timer avoid s triggering OLP when n the power supply is a t start-up o r load tran sition phase. Therefore t he power supply should start-up in less t han o ver load pr otection de lay time, as determined by the following equation:

$$t_{delay} \approx \sqrt{3} 4ms \frac{C_{FSET}}{330 pF}$$

Short Circuit Protection

The HFC0300 shuts down when the CS voltage rises higher than 1V using short-circuit protection (SCP). As soon as the fault disappears, the power supply resumes operation. During SCP, the VCC UVLO lower t hreshold go es from 8.2 V to 5.5V.

Thermal Shutdown

The HFC0300 shuts down switching when the inner temperature exceeds 150 °C to prevent damaging high temperatures. As soon as the inner r temperature drops below 125 °C, the power supply resu mes operation. During the thermal shutdown (TSD), the VCC UVLO lo wer threshold goes from 8.2V to 5.5V.

Peak current compression

As the load becomes lighter, the frequency decreases and may ent er the audible range. To avoid exciting mechanical resonances in the transformer and generating acoustic noise, the HFC0300 reduces the peak current as power goes down and thus reduces noise issues.

Figure 5 shows the curve of peak current versus COMP.




Figure 5: Peak Current vs. COMP Burst Operation

The HFC0300 enters burst-mode operation to minimize power dissip ation in no load or lig ht load condit ions. As the e load decreases, the COMP voltage increases; The IC stops switching when the COMP voltage increa ses over the threshold, V_{BRUH} = 3.2V. The output voltage then drops, which causes the COMP voltage to decrease further. Once the COMP voltage falls $_{BRUL}$ = 3.1 V, switching below the threshold V resumes and the COMP voltage then oscilate s. The burst mode operation altern ately enables and disables switching cycle of the MOSFET.

Leading-Edge Blanking

In order to avoid the premature termination of the switching pulse due to the parasitic capacitance, an internal leading-edg e blanking (LEB) unit is employed b etween the CS pin an d the curre nt comparator input. During the blanking time, the current comparator is d isabled and can not turn off the external MOSF ET. Figure 6 shows the leading-edge blanking.





Figure 6: Leading-Edge Blanking













Figure 8: Signal Changes in the Presence of Different Faults

APPLICATION INFORMATION

Design Keys of HFC0300

Current Sense Resistor Section

The peak current level is internally set to 0.5V, so the current-sense resist or sets the primary-side peak curre nt, which d etermines the operation n mode of the converter—such as CCM, BCM or DCM. If po wer supply is designed to operate at BCM at low-line input, it will operate at DCM a t the high lin e and the same load condition. The magnetizing inductor current (reflected on the primary side) and the dr ain-source voltage (V_{DS}) of the primary MOSFET is shown in Figure 9.



The time d uration of the secondary current can be determined by equation (1):

$$t_{sec} = \frac{LI_{m} \times _{peak}}{NV}$$
(1)

Where L_m is the primary magnetizing inductance, I_{peak} is the primary peak current, and N is the turn ratio of the transformer. I_{peak} remains the same at under different inputs and with the same output, so the time duration of secondary current is the same.

The switching period can be calculated by:

$$t = \frac{N k_{peak} \times t_{sec}}{2 \times I_{o}}$$
 (2)

From equation (2), the switching period remains the same at different inputs with the same output condition. Since the primary-side s witch ON time decreases with the increasing input voltage, then the higher the input line voltage, the deepe r discontinuous current mode (DCM) it will enter. Usually, the paramete rs are designed for the minimum in put condition to guarantee that the converter can deliver the required maxi mum output power.

Since N is pre-determined, if the power supply is designed to operate at boundary current mode (BCM) at the low line, t he peak cur rent can be calculated as:

$$I_{\text{peak}_BCM} = \frac{2 \times I_o}{N(k-1 D)}$$
(3)

Where D is the duty ratio of the switching. Then:

$$\mathsf{D} = \frac{(\mathsf{V}_{\mathsf{o}} + \lambda \mathsf{V}_{\mathsf{F}}) \mathsf{N}}{\mathsf{V}_{\mathsf{i}\mathsf{k}} + \mathsf{V}_{\mathsf{o}} + \mathsf{V}_{\mathsf{F}}) \times \mathsf{N}}$$
(4)

If the peak current set by the c urrent-sense resistor is la rger than I_{peak_BCM} , the power supply will enter D CM. On the other hand, if the peak current set by current sense resistor r is less than I_{peak_BCM} , the power su pply will enter CCM, as shown as Figure 10. Here, we define K_{depth} as the depth of CCM.

$$K_{depth} = \frac{I_{valley}}{I_{peak}}$$
(5)






Figure 10: Primary Current at CCM So the peak current can be determined as:

$$I_{\text{peak}_\text{CCM}} = \frac{2k_{o}}{(1-k)(1+K_{\text{denth}}) \times N}$$
(6)

Usually, BCM is preferable at power levels belo w 40W, and CCM is preferable at power levels higher than 40W: The higher the power delivered, the deeper the CCM adopted for higher efficiency and b etter thermal performance at full load . For exa mple, for a 90W power supply, K_{depth} should be around 0.5.

The converter oper ation mode must be determined with each p ower supply specification given; i.e. determine the K $_{depth}$. I $_{peak}$ and I $_{valley}$ as calculated by equations (3) through (6). Select the current sense resistor using equation (7).

$$\mathsf{R}_{\mathsf{sense}} = \frac{\mathsf{V}_{\mathsf{peak}}}{\mathsf{I}_{\mathsf{peak}}} \tag{7}$$

Where V_{peak} is the peak voltage threshold of the current resistor; a constant 0.5V for HFC0300.

Chose the current resist or with the proper power rating based on the power loss give n in equation (8)

$$P_{\text{sense}} = + \left(\frac{I_{\text{peak}} + I_{\text{valley}}}{21}\right)^2 \quad \frac{1}{2} \times \left(I_{\text{peak}} - I_{\text{valley}}\right)^2\right] \times D \times R_{\text{sense}}$$
(8)

Design of C_{FSET} and OLP Function

The capacitor C_{FSET} sets the maximum frequency as shown in equation (9). This capacitor is charged by a constant t-current so urce shortly after the primary side switch turn s on (about 0.6µs delay), and its voltage is compared with the COMP voltage from fe edback loop (see Figure 11).

When the capacitor voltage reaches thresho Id, the capacitor rapidly discharges do wn to 0V, and a new perio d starts. An internal delay of about 0.6µs delay before C _{FSET} charges again fully discharges the voltage at the FS ET pin, (se e Figure 12). Thus the switching frequency is regulated b y the feedb ack loop like a voltage - controlled oscillation (VCO).

$$C_{\text{FSET}} = \frac{28 \text{uA} \times (\frac{1}{f_{\text{max}}} \quad 0.6 \text{us})}{0.88 \text{V}} \tag{9}$$

Where f_{max} is the ma ximum frequency set by the capacitor connected to FSET pin.




Figure 11: Schematic for Voltage-Controlled Oscillation




Figure 12: Switching Frequency as Adjusted by COMP Voltage

As described in the section above, the switchin g frequency reaches its maximum at low line and full load. This frequency, defined as f $_{s}$ (65kHz in this case). Set the ma ximum freq uency (f_{max}) at 110% f $_{s}$. The frequency increases with t he increasing output power. When t he frequency reaches it s maximum—set by C _{FSET}—the overpower limit drops the o utput voltage, saturatin g COMP, and drops the OLP threshold (0.85V).

The OLP u ses a uniq ue digital timer method: When COMP is less than 0.85V a nd raises a n error flag, the timer st arts countin g. If the error flag is removed, the timer resets. If the time r overflows after reaching 6000, OLP triggers. This timer duration avoids t riggering the OLP whe n

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2011 MPS. All Rights Reserved. the power supply is at start-up or load transition phase. Therefore, set the output v oltage in less than 6000 switching cycles during start-up.

Ramp Compensation Circuit

If the power supply operates in CCM and the duty cycle is larger than 0.5, add a ramp compensation circuit to avoid harmonics in peak current mode control. Usually, the ramp compensation rate is selected a sper equation (10)

$$k = \alpha \times \frac{V_{N} \times K_{sense}}{L_{m}}$$
(10)

Where:

- α is the coefficient which is usually 0.5 to 1.0
- R_{sense} is t he value of primary sense resistor

For applica tions using the HFC0300, use t he ramp compensation circuit shown in Figure 13 .




Figure 13: Ramp Compensation Circuit

Equation (11) estimates the compensation rate of the above circuit :

$$k \approx \frac{V_{DRV}}{\tau} * \frac{R_1}{R_2}$$
(11)

Where V_{DRV} is the drive voltage

$$\tau = R_{31}^{\star} C$$

Select τ to be larger than the switching period so that the ramp is approximately linear.

Design Summary

Figure 14 shows a detailed refere nce design of the off-time controlled flyback converter using the HFC0300. The input voltage i s 90VAC to 265VAC and the output is 24V/1.5A.

The transformer used in this design has a turn ratio of 84:14:8 (N_p : N_s : N_{aux}) with a primary inductance of 818µH. The core is EE25. Figure 15, Figure 16, and Table 1 Winding Ordershow wiring schematics.






Figure 14: Schematic of Off-Time Flyback Converter with HFC0300





Figure 15: Connection Diagram







Tape(T)	Winding	Edge Tape (Pri.)	Terminal (start-end)	Edge Tape (Sec.)	Wire size (φ)	Turns (T)
	N1 2m	ım	3->2	2mm	0.3mm*1	42
1	N2 2m	ım	5->4	2mm	0.2mm*1	8
3	N3 2m	ım	9,10->6,7	2mm	0.3mm*5	14
3 3	N4 2m	ım	2->1	2mm	0.3mm*1	42

Table 1 Winding Order


Experimental Verification

A physical prototype based on Figure 13 was used to verify both the design procedure presented in this a pplication not e, and th e performance. The input ranged bet ween 90VAC and 265VAC, and the output was at 24V/1.5A. The converter operates in BCM at 90VAC input and full load. Figure 17 and Figure 18 the current and drain voltage wa veforms of the prima ry MOSFET. Figure 19 shows the burst mo de function of the controller at light load.

To minimize power dissipation at no load or light load, the H FC0300 enters burst-mode operation. As the load decrease s, the COMP voltage increases. The HF0300 skips switching cycle s when the COMP voltage increa ses over the threshold V _{BURH} = 3.2V. The output voltage drops, causing the COMP voltage to decrease again. Once the COMP voltage falls below the threshold $V_{BURL} = 3.1 V$, switching resumes. The COMP voltage then rings. The burst mo de operation alternately enables and disables switching cycles of the MOSFET thereby reducing switching lo ss in the no load or light load conditions.


Figure 20 shows over-load prote ction. Whe n COMP is low, the contr oller stops switching after 6000 switching cycles (about 100ms for thi s application)

Figure 21 shows the measured efficiency. From the efficiency curve, the efficiency is still h igh at light load condition due to de creased switching frequency. Also the power consumption at no load is given in Table 2. In burst mode, the power loss with no load is very small, even with high line input.



<u>PE</u>

Figure 18: Drain Current and Voltage of MOSFET at High-Line Input (230VAC); CS2 - CS, CH3 - V_{DS}



ĐE









Figure 21: Measured Efficiency

Input voltage (V _{AC} , RMS)	90 115	230	265
Power loss (mW)	74.4 77.2	110.1	121.9



PACKAGE INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS w ill not assume any legal responsibility for any said applications.